
UM008101-0601 Counter/Timer Channels
Figure 8. Mode 2 Interrupt Operation
Table 7. Interrupt Vector Register
76543210
Supplied by User Channel Identifier Word
R/W R/W R/W
Bit
Number Field R/W Value Description
7–3 Reserved R/W Supplied by User
2–1 Channel
Identifier
R/W 11
10
01
00
Channel 3
Channel 2
Channel 1
Channel 0
0Word R/W1
0
Control
Interrupt Vector
Service Interrupt Routine
Starting Address
Low Order
High Order
Desired starting address pointed to by:
1Reg
Contents
7Bitsfrom
Peripheral
0
Kommentare zu diesen Handbüchern