
UM008101-0601 Counter/Timer Channels
Figure 7. 44-Pin Quad Flat Pack Pin Assignments
Bit 7–Bit 0
System Data Bus (bidirectional, tristate). Thisbusisusedtotransferall
date and command words between the Z80 CPU and the Z80 CTC. There
are eight bits on this bus, of which bit 0 is the least-significant. CSI CSO
Channel Select (input, active High). These pins form a 2-bit binary address
code for selecting one of the four independent CTC channels for an I/O
WriteorRead.(SeeTable4).
34
33
N/C
CS1
CLK/TRG3
CLK/TRG2
N/C
N/C
CLK/TRG1
CLK/TRG0
N/C
+5V
N/C
IEO
IORQ
N/C
ZC/TO2
ZC/TO1
N/C
ZC/TO0
N/C
RD
GND
D7
CS0
RESE
CE
N/C
CLK
N/C
M1
N/C
IEI
N/C
INT
D0
D1
D2
D3
N/C
N/C
N/C
D4
D5
D6
N/C
44
22
12
11
1
CMOS
Z80 CTC
Kommentare zu diesen Handbüchern