
Z80 Instruction Set UM008007-0715
108
Z80 CPU
User Manual
LD (nn), IX
Operation
(nn + 1) ← IXh, (nn) ← IXI
Op Code
LD
Operands
(nn), IX
Description
The low-order byte in Index Register IX is loaded to memory address (nn); the upper order
byte is loaded to the next highest address (nn + 1). The first n operand after the op code is
the low-order byte of nn.
Condition Bits Affected
None.
Example
If Index Register IX contains 5A30h, then upon the execution of an LD (4392h), IX
instruction, memory location
4392h contains number 30h and location 4393h contains
5Ah.
M Cycles T States 4 MHz E.T.
6 20 (4, 4, 3, 3, 3, 3) 5.00
11 1 01101
DD
00 0 10010
22
n
n
Kommentare zu diesen Handbüchern