Zilog Z16C30 Bedienungsanleitung Seite 14

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 208
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 13
1-1
Z16C30 USC
®
USER'S MANUAL
ZILOG
UM97USC0100
1.1 INTRODUCTION
U
SER
’s M
ANUAL
CHAPTER 1
INTRODUCTION
The Universal Serial Controller (USC
®
) is the next-genera-
tion successor to Zilog’s popular SCC family of multi-
protocol serial controllers, and is recommended for new
designs. Compared to the SCC family and most compet-
ing devices, the USC features more serial protocols, a 16-
or 8-bit data bus, higher data rates, larger FIFOs, better
support for DMA operation, and more convenient software
handling. The USC can handle higher data rates because
it takes its timing reference from the software-selected
receive and transmit clocks and the host bus control
signals, rather than from a separate “bus clock” or “master
clock”.
1.2 FEATURES
Two Full-Duplex Multi-Protocol Serial Controllers
Supports External DMA Channels with two Request
and two Acknowledge Lines
Serial Data Rates to 10 Mbits/Second
32-Character Transmit and Receive FIFOs for each
Channel
8- or 16-Bit Transfers for both Serial Data and
Registers
Flexible Adaptation to Various System Buses
Serial Modes Include Asynchronous, Bisync, SDLC,
HDLC, Ethernet, and Nine-Bit
Two Baud Rate Generators per Channel
Digital Phase Locked Loop for each Channel
Carrier Detect, Clear to Send, and Two Serial Clock
pins for each Channel
Transmit and Receive Frame-Length Counters for
each Channel
Async Features Include False-Start Filtering, Stop Bit
Length Programmable by 1/16-bit steps, Parity
Generation/Checking, Break Generation/Detection
HDLC/SDLC Features Include 8-Bit Address Checking,
Extended Address Support, 16/32 bit CRC,
Programmable Idle State, Auto Preamble Option, Loop
Mode
Sync Features Include 2 to 16-Bit Sync Pattern, Sync
Strip Option, 16/32-bit CRC, Programmable Idle State,
Auto Preamble Option, X.21 XMIT/RCV Slaving
Improved Bus/Serial Interlocks Prevent extra Rx DMA
Characters and Ensure Correct FIFO Fill Level
Reporting
Flexible Interrupt Modes Including Interrupt
Acknowledge Daisy Chain
High-Speed, Low Power CMOS Technology
68-Pin PLCC
UM009402-0201
Seitenansicht 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 207 208

Kommentare zu diesen Handbüchern

Keine Kommentare